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ABSTRACT OF THESIS 
 
 
CAPACITOR SWITCHING TRANSIENT MODELING AND ANALYSIS ON AN 
ELECTRICAL UTILITY DISTRIBUTION SYSTEM USING SIMULINK SOFTWARE 
 
The quality of electric power has been a constant topic of study, mainly because inherent 
problems to it can bring great economic losses in industrial processes. Among the factors 
that affect power quality, those related to transients originated from capacitor bank 
switching in the primary distribution systems must be highlighted. In this thesis, the 
characteristics of the transients resulting from the switching of utility capacitor banks are 
analyzed, as well as factors that influence there intensities. A practical application of 
synchronous closing to reduce capacitor bank switching transients is presented. A model 
that represents a real distribution system 12.47kV from Shelbyville sub-station was built 
and simulated using MATLAB/SIMULINK software for purposes of this study. A 
spectral analysis of voltage and current waves is made to extract the acceptable capacitor 
switching times by observing the transient over-voltages and, harmonic components. An 
algorithm is developed for practical implementation of zero-crossing technique by taking 
the results obtained from the SIMULINK model. 
KEYWORDS:  Power Quality, Transients, Capacitor Switching, Zero-Crossing, 
Modeling and Simulations. 
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Chapter 1 Introduction 
1.1 Growth of Power Systems 
One of the first commercial Electric Distribution System came into existence when the 
Edison Electric Illuminating Company of New York inaugurated the Pearl Street Station 
in 1881. Edison’s system used a 110-V dc underground distribution network with copper 
conductors insulated with a jute wrapping. The low voltage of the circuits limited the 
service area and, consequently, central stations proliferated throughout metropolitan 
areas[1].  
The development of ac systems began in United States in 1885, when George 
Westinghouse bought the American patents covering the ac transmission system 
developed by L. Gaulard and J. D. Gibbs of Paris. The first American single-phase ac 
system was installed in Oregon in 1889, and the energy was consumed primarily for 
lightning. The advantages of poly-phase motors were apparent when Nikola Tesla 
presented a paper describing two-phase induction and synchronous motors. Thereafter, 
the transmission of electrical energy by alternating current, especially three-phase 
alternating current replaced dc systems. The Southern California Edison Company 
established the first three-phase 2.3kV system in 1893[1].One reason for the early 
acceptance of ac systems was the transformer, which makes possible the transmission of 
electric energy at a voltage higher than the voltage of generation or utilization with the 
advantage of greater transmission capability[2].  
The growth in size of power plants and in the higher voltage equipment has divided an 
electric power system into three principal divisions: Generating stations, the power 
delivery system and the load. The power delivery system is divided into two divisions:  
High voltage transmission and low voltage distribution system. Transmission lines are 
used for transporting energy from generating stations to distribution systems. A 
distribution system connects all the individual loads to the transmission lines. 
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1.2 Electric Power Definition 
Power (P) is defined as the rate of change of energy, with respect to time in terms of 
voltage (v) and current (i) as given in Eq. (1.1). The unit of power is a watt (W).[3]  
 ܲሺݐሻ ൌ ݒሺݐሻ . ݅ሺݐሻ (1.1)
1.2.1 Power in Single-Phase AC Circuits 
A sinusoidal voltage, ݒ ൌ Vm ܿ݋ݏ ߱ݐ, applied across an impedance, ܼ  ൌ   |ܼ|∠߮, 
establishes a current, ݅ ൌ Im ܿ݋ݏ ሺ߱ݐ –  ߮ሻ, where ߮ is the angle by which the current lags 
or leads the voltage as shown in Fig. (1.1). 
 
Figure 1.1: Voltage, Current and Power Waveforms 
The instantaneous power delivered to the impedance at time t is given by, 
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 ݌ሺݐሻ ൌ ݒ݅ ൌ ௠ܸ cosሺ߱ݐ െ ߮ሻ
ൌ   ௠ܸܫ௠ cos߱ݐ cos ሺωt െ  φሻ 
ൌ   ௠ܸ
ܫ௠
2
cos߮ ሺ1 ൅ cos 2߱ݐሻ ൅ ௠ܸ
ܫ௠
2
sin߮ sin 2߱ݐ 
 
 
(1.2)
When rms values of voltage and current are substituted in Eq. (1.2) the instantaneous 
power is given as[2] shown in Eq. (1.3) 
 ௠ܸ ൌ √2ሺ ௥ܸ௠௦ሻ 
ܫ௠ ൌ   √2ሺܫ௥௠௦ሻ 
ൌ ௥ܸ௠௦ܫ௥௠௦ cos߮ ሺ1 ൅ cos 2߱ݐሻ ൅ ௥ܸ௠௦ܫ௥௠௦ݏ݅݊ ߔ ݏ݅݊ 2߱ݐ (1.3)
The first term of Eq. (1.3) pulsates around the same average power ܸܫ ܿ݋ݏ ߔ but never 
goes negative. This is called the average power or the real power P which physically 
means the useful power being transmitted and its unit is kW. P is given as in Eq. (1.4) 
 ܲ ൌ | ܸ | . | ܫ | ܿ݋ݏ ߮ (1.4)
The second term of Eq. (1.3) contains a sin Φ operator, which is negative for capacitive 
load and positive for inductive load. This term is alternatively negative and positive and 
has an average value of zero. It is called the reactive power as it travels back and forth 
without doing any useful work. Its units are kVAr. Reactive power is given as Eq. (1.5) 
 ܳ ൌ | ܸ | . | ܫ | ݏ݅݊ ߮  (1.5)
1.2.2 Power in Balanced Three-Phase Circuits 
Three-phase circuits contain three sinusoidal voltages of the same frequency but with a 
120° phase-shift with respect to each other. The three phases are normally represented by 
different colors following the standards of the respective country or named as phase A, 
phase B and, phase C as shown in Fig. (1.2). When a three-phase system is said to be 
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balanced when the amplitudes of the three phases are equal and three phases are exactly 
120° apart as shown in Fig. (1.3). 
 
Figure 1.2: Three-Phase of an Electrical System 
The magnitude and angle of the phase voltages and currents can be plotted and are 
referred to as phasor representations as shown in Fig. (1.3). The phasors rotate at the 
angular frequency ω in the anti-clockwise direction.  
 
Figure 1.3:  Phasor Representation of Three -Phase Voltage 
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With reference to Fig. (1.3), Vab, Vbc, Vca are called line voltages and Van, Vbn, Vcn are the 
phase voltages with respect to neutral or ground. For a balanced system, each phase 
voltage has the same magnitude as shown in Eq. (1.6). 
 | ௔ܸ௡| ൌ | ௕ܸ௡| ൌ | ௖ܸ௡| ൌ ௣ܸ (1.6)
Where, ௣ܸ denotes the effective magnitude of the phase voltage. 
Line voltages are given as Eq. (1.7), (1.8), (1.9). 
 
௔ܸ௕ = √3 ௣ܸ∠30° (1.7)
 ௕ܸ௖ = √3 ௣ܸ∠െ 90° (1.8)
 
௖ܸ௔ = √3 ௣ܸ∠150° (1.9)
In a balanced system, the magnitude of the line voltages is √3 times the phase voltages as 
shown in Eq. (1.10). 
 ௅ܸ  = √3 ௣ܸ (1.10)
1.3 Complex Power, Apparent Power, and Power Triangle 
Complex power is given by S and is defined as the product of the voltage times the 
conjugate of the current as shown in Eq. (1.11), 
 ܵ ൌ ܸܫכ
ൌ   | ܸ | . | ܫ | ܿ݋ݏߔ  ൅  ݆ | ܸ | . | ܫ | ݏ݅݊ ߔ 
ൌ ܲ ൅ ݆ܳ 
(1.11)
(1.12)
The magnitude of S is termed as apparent power and has a unit of kilo-volt-amperes 
(kVA) as shown in Eq. (1.13). 
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Operating a power system at a low power factor is a concern for both the electrical utility 
and the industry. The major cause of a poor power factor in a system is due to motors, 
which are inductive loads. Reduced system voltages often result when an electrical utility 
distribution system operates at a lower (poor) power-factor. Low-voltage results in 
dimming of lights and sluggish motor operation. In addition, it increases the current flow 
in the system, which may damage or reduce the life of the equipment. It is in the best 
interest of both the electrical utility and industrial customers to maintain a high power-
factor. Operating the power system at a higher power factor allows the system to 
maximize the capacity of the system by maximizing the delivery of real power. 
Commercial and industrial customers avoid utility charges by operating at an acceptable 
power factor. 
1.4.1 Benefits of Improving Power Factor 
By improving the power factor: 
• Industrial and commercial customers avoid power factor penalty charges. 
• Reduced currents results in reduced losses (I2R) 
• The efficiency of the power system is increased because real power flow is 
maximized and reactive power flow is minimized.  
• Voltage drop will be minimized. Voltages below equipment ratings cause reduced 
efficiency, increased current, and reduced starting torque in motors.[4]                    
1.5 Capacitor Banks 
Installation of capacitor banks close to the load center will reduce the magnitude of 
reactive power drawn by the load from the utility distribution system. The most common 
method in practice today for improving power factor (correct to near unity) is the 
installation of capacitor banks. Capacitor banks are very economical and generally 
trouble free. Installing capacitors will decrease the magnitude of reactive power supplied 
to the inductive loads by the utility distribution system thereby improving the power 
factor of the electrical system. Supply of reactive power from the utility power system is 
now reduced. 
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1.5.1 Capacitor Size and Location 
Capacitors are rated in “VArs”, which indicates how much reactive power is supplied by 
the capacitor. When dealing with a large scale distribution system containing several 
feeders and laterals, deciding on the size and installation location becomes an 
optimization problem. The placement of the capacitor bank should be such that it 
minimizes the reactive power drawn from the utility power system. Neagle and Samson 
(1956) developed a capacitor placement approach for uniformly distributed lines and 
showed that the optimal capacitor location is the point on the circuit where the reactive 
power flow equals half of the capacitor VAr rating. From this, they developed the 2/3 
rule for selecting capacitor size and placement to optimally reduce losses. For a 
uniformly distributed load, the bank kVAr size should be two-thirds of the kVAr as 
measured at the substation, and the bank should be located two-thirds the length of the 
feeder from the substation. For this optimal placement of  a uniformly distributed load, 
the substation source provides reactive energy for the first 1/3 of the circuit, and the 
capacitor provides reactive energy for the last 2/3 of the circuit.[6] 
A generalization of the 2/3 rule for applying n capacitors on a feeder is given in Eq. 
(1.15), (1.16) and (1.17), . 
 
ݏ݅ݖ݁ ݋݂ ݄݁ܽܿ ݋݂ ݊ ܾܽ݊݇ݏ ൌ
2
ሺ2݊ ൅ 1ሻ
 (1.15)
 
݈݋ܿܽݐ݅݋݊ ൌ
2
ሺ2݊ ൅ 1ሻ
ൈ ܮ (1.16)
 ݐ݋ݐ݈ܽ ܸܽݎ ݏݑ݌݌݈݅݁݀ ܾݕ ݐ݄݁ ܿܽ݌ܽܿ݅ݐ݋ݎݏ
ൌ
2݊
ሺ2݊ ൅ 1ሻ
݋݂ ݐ݄݁ ܿ݅ݎܿݑ݅ݐݏ ܸܣݎ ݎ݁ݍݑ݅ݎ݁݉݁݊ݐݏ 
(1.17)
Where, L is the total length of the feeder. 
In general, the location that provides the maximum benefits of power factor correction is 
near the load.  It is common to distribute capacitors throughout an industrial plant. 
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Depending on the size of the motors, it may be more economical to place the capacitors 
in larger banks at, or near, the motor control centers. Fig. (1.5) below shows how reactive 
energy requirement that has to be supplied by the system. As can be seen during peak 
load periods, the source is delivering approximately one-half of the reactive energy it 
would have had to supply if the capacitor banks had not been added.[4, 7, 8] 
 
Figure 1.5: Daily kVAr Load Curve 
In the case of concentrated industrial loads, there should be a capacitor bank, sized to 
almost equal the reactive load requirement, located as close to each load as practical. On 
a uniformly loaded feeder, greater savings can be achieved by using a number of banks 
distributed along the feeder so that the reactive load is compensated before travelling 
through much feeder conductor. With more banks on the feeder, the total capacitance can 
more closely equal the total reactive load. 
Capacitors are intended to operate at or below their rated voltage and frequency and are 
suited for continuous operation at 135% of rated reactive power. Capacitors can operate 
continuously only when the following limitations are not exceeded. 
• 110% of rated rms voltage 
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• 120% of rated crest voltage 
• 135% of nominal rms current based on rated voltage and rated kVAr, including 
fundamental currents and harmonic currents. 
• 135% of rated kVA.[4]  
1.5.2 Fixed and Switched Capacitor Banks 
There are two types of capacitor bank installations utilized today:  Fixed and switched 
capacitor banks. Fixed capacitor bank installations are those that are continuously 
energized. Fixed capacitor banks are connected to the system through a disconnecting 
device that is capable of interrupting the capacitor current, allowing removal of the 
capacitors for maintenance purposes.  Fixed capacitor banks are applied to provide 
reactive energy to the system, which results in a boost in the voltage. Caution must be 
used, however, to ensure that the power factor does not go leading, which can happen 
particularly during light load conditions. The amount of fixed capacitance to add to the 
system is determined by minimum reactive demand on a 24-hr basis as shown in Fig. 
(1.5). The curve represents the reactive energy requirement by the system on a 24-hr 
period. Note that the system draws 310kVr for every hour of the day. A fixed capacitor of 
310kVAr can be installed to provide the required reactive energy by the system. 
Switched capacitors on the other hand are those that are not connected all of the time. 
Switched capacitors give added flexibility in the control of power factor correction, 
losses, and system voltage because they may be switched on and off several times during 
a day. Switched capacitor banks are applied with an automatic switch control, which 
senses a particular condition. If the condition is within a preset level, the control’s output 
level will initiate a trip or close signal to the switches that will either connect or 
disconnect the capacitor bank from the power system. 
Capacitor controls can be chosen to switch capacitors in and out of the system depending 
upon the desired control quantity, which are: 
• Voltage:  Control or improvement of voltage regulation  
• Current:  Current magnitude  
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• Time Switch:  VAr demand has a high degree of regularity with respect to time 
• Reactive current controls:  VAr demand. 
• Temperature:  Increase in VAr demand is closely related to temperature change.[4] 
Capacitor bank switching is not based on power factor because both the voltage and 
current would have to be monitored and a microprocessor is required to calculate the 
power factor. 
1.6 Power Quality Problem 
A power quality problem can be defined as: 
"Any power problem manifested in voltage, current, or frequency deviations that 
result in the failure or mis-operation of customer equipment." [9] 
The quality of electric power has been a constant topic of study, mainly because poor 
power quality can lead to economic losses, especially in industrial processes, due to loss 
production. Due to increasing installations of power electronics based equipment, the 
power system disturbances depicted in Fig. (1.6) has become a common phenomenon.  
 
Figure 1.6: Types of Power Disturbances 
Despite the significant benefits that can be realized using capacitors for power factor 
correction, there are a number of power quality related concerns that should be 
considered before capacitors are installed. A well designed capacitor bank application 
should not have an adverse effect on end-user equipment or on power quality. One of the 
more common power quality problems for consumers are transient voltages in the system 
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that result from capacitor bank switching and, to a lesser extent, harmonic distortion once 
the capacitor is energized.  The energizing transient, a power quality issue, is important 
because it is one of the most frequent system switching operations and is the phenomenon 
that this thesis addresses. These switching transients have the ability to adversely affect 
industrial customers’ power electronic and non-linear loads. 
1.6.1 Transient Over-Voltages 
A transient is defined in IEEE 1100-1999 as: 
 A sub-cycle disturbance in the AC waveform that is evidenced by a sharp, brief 
discontinuity of the waveform. 
 A transient is an outward manifestation of a sudden change in the system conditions, as 
when a switch opens and closes or when there is a fault condition in the system.[10] 
Transients can be caused by a number of power system switching events or faults such as 
lightning strikes, short circuits, or equipment failure. Utility capacitor switching receives 
special attention when it negatively impacts customer equipment. These transients may 
originate when a capacitor bank is switched in or out of the system.  
Capacitor switching is considered to be a normal event on a utility system and the 
transients associated with these operations are generally not a problem for utility 
equipment, since peak magnitudes are just below the level at which utility surge 
protection, such as arresters, begins to operate (1.8pu or above).[11]  
A transient, from its point of origin, will propagate in either direction on the distribution 
feeder and may be transferred through transformer capacitive/inductive couplings to other 
voltage levels. Secondary over-voltages can cause voltage magnification and these can be 
quite severe as the energy associated with these events can damage power electronic 
motor drives. More commonly, nuisance tripping of adjustable-speed drives often occurs. 
Prior to switching on a capacitor, the voltage across the terminals is zero. Because 
capacitor voltage cannot change instantaneously, energizing a capacitor bank results in an 
immediate drop in system voltage toward zero, followed by a fast voltage recovery 
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(overshoot) and finally an oscillating transient voltage superimposed on the 60 Hz 
fundamental waveform as illustrated below in Fig. (1.7).  
 
Figure 1.7: Switching Transient 
The peak voltage magnitude of the transient depends on the instantaneous system voltage 
at the moment of energizing, and under worst-case conditions this can be 2.0 times 
greater than the normal system peak voltage.  But the magnitude is usually less than this 
because of system loads and damping phenomenon due to resistive elements in the 
system.[11] Typical distribution system overvoltage levels range from 1.1 to 1.6pu.[9] 
In addition, to the transient over-voltage phenomenon, application of shunt capacitors can 
lead to the following side effects: Increased transient inrush current of power 
transformers, and prolonged decay rate of the transient[12]. Severe harmonic distortion, 
and resonance with load-generated harmonics and capacitors can be stressed due to 
switching transients.[13] 
In addition, adjustable-speed drives (ASD) are extensively used in industrial applications 
for improved motor speed control, energy efficiency, minimal space requirement, 
reduced noise levels, and reliability. Since ASDs are often applied in critical process 
control environments, nuisance tripping can be very disruptive with potentially high 
downtime cost implications[14]. Nuisance tripping refers to the undesired shutdown of an 
ASD’s (or other power electronic devices) due to the transient overvoltage on the 
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device’s DC bus. Fig. (1.8) shows an example of a capacitor-switching transient causing 
the DC bus to exceed the overvoltage trip point. 
 
Figure 1.8: DC-Bus Voltage of Adjustable-Speed Drive During a Capacitor-Switching 
Transient[15] 
Without high-speed monitoring equipment, it can be difficult to be certain that the cause 
of an ASD trip was due to a capacitor-switching transient. However, there are two 
characteristics that can be clues that an ASD has tripped due to a capacitor switching 
transient. The first clue is that the ASD controls indicate that the drive tripped due to an 
overvoltage. The second clue is that an ASD has tripped due to a capacitor-switching 
transient is that a pattern of tripping has been noticed[15]. Since utility capacitors are 
typically switched daily, any resulting nuisance tripping can potentially cause frequent 
disruptions at the same time every-day. The potential for nuisance tripping is primarily 
dependent on the switched capacitor bank size and location. It is important to note that 
nuisance tripping can occur even if the customer does not have power factor correction 
capacitors.  
1.6.2 Harmonics 
The benefits realized by installing capacitor banks include the reduction of reactive 
power flow on the power system. Therefore, the capacitor bank should be placed as close 
to load as possible for optimum results. However, this may not be the best engineering 
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solution or the most economical solution due to interaction of harmonics and 
capacitors.[4]  
Harmonic distortion of the voltage and current in an industrial facility is caused by the 
operation of nonlinear loads and devices on the power system. Harmonic distortion can 
be transferred to the utility power system where its disturbance of the sinusoidal 
waveform is commonly referred to as noise. Power electronics is the major source of 
harmonic distortion. However, apart from power electronic devices there are other 
sources of harmonic distortion such as arcing devices and equipment with saturable 
ferromagnetic cores[16]. These loads draw non-sinusoidal currents, which in turn react 
with system impedance and produce voltage distortion. Application of capacitor banks 
can create series or parallel resonance, which magnifies the problem of harmonic 
distortion. If the resonant frequency is near one of the harmonic currents produced by the 
non-linear loads, a high-voltage distortion can take place. The total harmonic distortion 
(THD) of the current varies from some 200% at some load terminals to a few percent at 
transmission level. The total harmonic distortion THD of the voltage varies from 10% at 
some distribution transformers to about 1% at transmission level.[17]  
Overheating of transformers is another problem associated with harmonic currents. 
ANSI/IEEE Standard C57 states that a transformer can only be expected to carry its rated 
current if the current distortion is less than 5%. If the current distortion exceeds this 
value, then some amount of de-rating is required. Another effect of harmonic currents on 
the power system is the overheating of neutral wires in wye-connected circuits. This 
effect occurs because the third harmonic and any multiples thereof do not cancel in the 
neutral as do the other harmonic currents. The result is a large 180-Hz current in the 
neutral conductor if there are significant nonlinear loads connected to the wye source. 
Usually the higher multiples of the third harmonic are of small magnitude. The increase 
in the RMS value of current, however, can cause excessive heating in the neutral wire. 
This potential for overheating can be addressed by over-sizing neutral conductors or 
reducing nonlinear currents with filters.[15]  
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Most utilities impose limits on the amount of harmonic current that can be injected onto 
the utility system. This is done to ensure that relatively harmonic-free voltage is supplied 
to all customers on the distribution line. IEEE Standard 519-1992 recommends limits for 
harmonics for both utilities and customers. At the point of common coupling between the 
utility and the utility customer, limits are recommended for individual harmonics as well 
as the total harmonic distortion of the current. The recommended levels vary depending 
on the size of the load with respect to the size of the power system, and also upon the 
voltage at the point of common coupling. The standard also recommends limits on the 
voltage harmonics supplied by the utility.[15] 
1.7 Organization of the Thesis 
In Chapter 2, provides information on all the current available capacitor switching 
equipment available in market today. Chapter 3, discusses about synchronous closing 
technique and was implemented using a simulink model. Chapter 4, presents and 
discusses the results obtained during the analysis of the model. Chapter 5, implements an 
efficient algorithm by testing it digitally to obtain zero closing and checks with the results 
obtained in Chapter 4. Chapter 6, concludes the thesis and provides scope for the future 
work. 
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Chapter 2 Currently Available Capacitor Bank Switching Equipment 
Devices currently available for transient over-voltage control either attempt to minimize 
the transient over-voltage (or over-current) at the point of application or limit the over-
voltage at remote locations. Some of the techniques employed at the utility’s switched 
capacitor bank include[14]; pre-insertion resistors[9], pre-insertion inductors[9], fixed 
inductors[18], MOV arresters[9], series inrush-current-limiting reactors, dividing the 
capacitor bank[19] into smaller size banks, and avoiding the application[11] of capacitors at 
multi-voltage levels to eliminate the possibilities of secondary resonance. Another 
approach to reducing energizing transients is to time the switching device to close at the 
best possible time (when voltage across the switch is zero) rather than altering the circuit 
parameters. 
2.1 Pre-Insertion Impedance: 
2.1.1 Circuit Breakers with Pre-Insertion Resistors 
Transients associated with the energization of capacitor banks can be reduced by the 
application of pre-insertion resistors into the capacitor-energizing circuit 10 to 15 
milliseconds through the closing of an additional set of contacts prior to the closing of the 
main contacts. The insertion of the resistor is a two-step process. The initial circuit is 
made through the pre-insertion resistor in an SF6 environment. The resistor is then 
shunted as the main contacts close. Synchronization is required between the resistor and 
main contacts and is usually achieved by connecting the resistor contact rod directly to 
the main contact control rod[14]. The insertion transient typically lasts for less than one 
cycle of the system frequency. The performance of pre-insertion impedance is evaluated 
using both the insertion and bypass transient magnitudes, as well as the capability to 
dissipate the energy associated with the event, and repeat the event on a regular basis.  
Pre-insertion resistors are one of the most effective means for controlling capacitor 
energizing transients; however, reliability issues have often caused utilities to select other 
means. For similar levels of transient suppression, the pre-insertion resistor can be 
physically smaller than the equivalent pre-insertion inductor. Various values of pre-
insertion resistors are available. Pre-insertion resistors have been used in combination 
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with circuit breakers and circuit switchers, as well as in a new device called CapSwitcher 
designed specifically for switching capacitors. Worst-case transients occur when the 
initial switch closing occurs at a voltage peak and when the bypassing of the inserted 
device occurs at a current peak.  
2.1.2 Circuit-Switchers with Pre-Insertion Inductors 
For limiting the effects of voltage magnification, highly damped pre-insertion inductors, 
with high inherent resistance, are inserted into the capacitor-energizing circuit for 7 to 12 
cycles of the power frequency during closing of the high-speed disconnect blade. 
Insertion is effected through a sliding contact between the blade and the inductor on each 
pole of the switch; no additional switches are required [9, 14, 20]. Pre-insertion inductors, 
which are primarily used for over-current control for back-to-back applications, also 
provide some level of transient overvoltage reduction. Inductors are more economical 
than resistors and less sensitive to thermal considerations (resistor failure mode)[9].  
S & C Electric Company and Southern States are the two leading suppliers of circuit-
switchers in market today. Mark V and Mark VI are two types of switches in market 
today by S&C Electric Company. Mark V Circuit-Switchers are especially suited shunt 
capacitor banks switching purpose. They can be fitted with optional pre-insertion 
inductors to minimize capacitor-bank switching transients. Mark VI Circuit-Switcher 
offers the latest in interrupter technology. It features a 31.5-kA fault-interrupting rating 
and 3-cycle interrupting time, with simultaneity of less than 1/4 cycle. No shunt-trip 
device is needed. Mark VI is significantly lighter than the Mark V Circuit-Switcher, as it 
requires less maintenance, easy to install, and there is no need of a separate structure for 
the CTs which act as a sensor for the capacitor bank control device. 
S & C Electric Company’s Series 2000 circuit switches’ benefits include: 
• A wide variety of mounting configurations. There’s a model to suit every 
substation layout and profile. 
19 
 
• Pre-engineered modular construction plus complete factory-assembly and 
testing, dramatically reduces installation time. No costly, time-consuming field 
adjustments are needed. 
• Superior reliability and economy. Series 2000 Circuit-Switcher’s simple, 
straightforward design means fewer parts — and lower initial and operating costs. 
• Hermetically sealed, no-maintenance SF6-gas-filled interrupters. Single-gap 
puffer-type interrupters provide 25-kA interrupting performance through 138 kV, 
maintain dielectric ratings when open. 
• Optional remote-gas-density monitor. Includes dual-level low-gas-density 
alarms and system status contact. 
Southern States provides 2 different products:  Horizontal circuit/line switcher, and 
vertical circuit switcher as shown in Fig. 2.1 and Fig. 2.2 respectively. Southern States 
Types CSH and CSH-B Horizontal Circuit Switchers provide an economical, versatile, 
space saving solution for fault protection and switching applications that do not require 
rapid reclosing of the circuit. Circuit switcher design combines SF6 puffer interruption 
and optional air break isolation functions into a single compact unit with a 20 kA 
interrupting capacity. The horizontal circuit switcher can be mounted in most any 
orientation including horizontal upright, vertical, and under-hung positions. 
 
Figure 2.1: Southern States CSH & CSH-B Horizontal Interrupter Circuit Switcher 38kV 
- 170 kV 
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Figure 2.2: Southern States CSV Vertical Interrupter Circuit Switcher 38kV - 72.5kV 
Two versions of the Southern States horizontal circuit switcher are available: 
• The Type CSH non-blade model is an end rotating insulator circuit switcher that 
mounts independent of an air disconnect switch. 
• The Type CSH-B blade model is a center rotating insulator circuit switcher that 
mounts in series with an integral vertical break air disconnect switch. 
Both models are offered at voltage ratings of 38 kV through 245 kV and continuous 
current ratings of 1200, 1600, and 2000 amperes. 
Circuit switchers have following disadvantages: 
• No fault close or fault interrupting capability 
• Limited Inductor and Resistance ratings 
• Relatively high cost 
• Increased maintenance caused by arcing in air during closing operation  
• Do not mitigate current transients or voltage transients 
• Require series reactors to limit inrush 
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2.2 Vacuum Switches 
Vacuum switches and breakers are general purpose devices that have been used for shunt 
capacitor switching at medium voltage for many years.  A vacuum is an ideal switching 
medium as it provides the high dielectric strength needed for capacitor switching and an 
environmentally friendly insulating medium.  
ABB manufactures the PS15 and PS25 capacitor vacuum switches. The switches have 
been specifically designed and tested in accordance with ANSI C37.66 for heavy-duty 
operation in capacitor-switching applications for the harshest climatic conditions. Fig. 2.3 
shows the ABB vacuum switch PS15. 
 
Figure 2.3: ABB Vaccum Switch PS15 for 15.5kV – 27kV 
The PS15 is a solid dielectric single-phase vacuum switch suitable for use in distribution 
systems up to 15.5kV ungrounded (27kV grounded), whereas the PS25 is suitable for use 
in distribution systems up to 25kV ungrounded (and 43kV grounded). Fig. 2.4 shows the 
ABB vacuum switch PS25.  
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Figure 2.4: ABB Vaccum Switch PS25 for 25kV – 43kV 
The vacuum breaker or switcher used as a capacitor switching device has the following 
advantages:  
• Full interrupter ratings (breaker only) 
• Bushing mounted current transformers (breaker only) 
• Lowest First Cost 
• Capable of a high number of operations 
• Vacuum Switch can mount in the rack at 38 kV and below 
They also have the following disadvantages: 
• Do not mitigate current and voltage transients. 
• Require series reactors to limit inrush 
• Use of series reactors creates need for capacitors or arrestors to protect contacts 
• Typically limited to medium voltage applications 
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• Inrush currents likely to damage interrupter contacts over time causing pre-mature 
failure or increased maintenance 
2.3 CapSwitcher  
The Southern States CapSwitcher high voltage capacitor switching device has been 
specifically developed to mitigate transients associated with capacitor bank switching. 
Eliminates the need of reactors previously used to limit the inrush currents.  
The CapSwitcher is an application-specific SF6 capacitor switching device equipped with 
pre-insertion resistors designed specifically for capacitor switching duty. The closing 
resistors are in the circuit for 5-15ms. The main contacts then shunt the current by the 
resistor.  Its closing resistors provide transient suppression to minimize the detrimental 
effects of voltage transients on sensitive equipment such as computers, CNC machines, 
and variable speed drives and to minimize the detrimental effects of current transients on 
utility equipment such as circuit breaker contacts, power transformer cores and coils, etc.  
A key feature of the design of the CapSwitcher is that it can be used to energize a 
capacitor bank at any point on the voltage wave and still provide the transient suppression 
required. The device eliminates the need for inrush current reactors that are used with 
breakers and other devices. Fig. 2.1 shows Southern States Capswitcher. 
 
Figure 2.5: Southern States Capacitor switching device 15kV - 38kV 
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2.4 Switching Control Sentinel  
ABB, manufactured the Switching Control Sentinel (SCS) device for high-voltage circuit 
breakers. SCS is a microprocessor-based control device, which enables synchronized 
closing or opening of independent pole operated (IPO) circuit breakers. The SCS 
continuously acquires the phase voltage waveforms. When a trip command is received 
the unit determines at what point in time the contacts would open if the trip coils were 
immediately energized. The SCS then calculates the time from this point until the target 
point. This is the delay time that has to be inserted to make the contacts separate at the 
target time. The SCS delays the trip command by exactly that time and then energizes the 
trip coil. 
 
Figure 2.6: ABB Switching Control Sentinel 
All the above mentioned techniques which are in the market today are designed 
specifically for mitigating switching transients associated with high-voltage or medium 
voltage transmission systems. Adapting these techniques in the distribution system is cost 
effective. 
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Chapter 3 Implementation of the Technique Adopted 
This thesis address the growing prevalence of the problems faced with the switching of 
distribution system capacitor banks. The problem has been studied using synchronous 
closing technique. A model has been built using MATLAB/Simulink software and, by 
energizing the capacitor bank, transient effect had been studied. Quantities such as peak 
transient voltages, currents, and frequencies are provided for each case.  
3.1 Synchronous Closing/Zero-Voltage Crossing/ Controlled Closing 
Zero-crossing switching, also called synchronous switching, represents a relatively new 
technology and a best means[21] of reducing capacitor switching transients. Synchronous 
switching, times the closing of each phase to correspond with the zero crossing of the 
phase voltage, thereby preventing the generation of switching transients. In order to 
control the closing of the breaker/switch, alternatively simple algorithm is required to 
utilize all of the available information to predict when the signal to close should be given 
to insure a zero-voltage close operation.  
To accomplish closing at or near a voltage zero it is necessary that the breaker/switch 
consists of a zero detection module, a delay-time calculation module and a power 
module. The proposed control unit receives the close command and sends a modified 
close signal to the switch close coil or open coil. It should be noted that the dielectric 
strength of the switch should be sufficient to withstand system voltages until its contacts 
touch. Closing the switch at or near voltage zero is not difficult to achieve and closing 
consistency of ±0.5 milliseconds should be possible.  
The success of a synchronous closing scheme is often determined by the ability to repeat 
the process under various system and climatic conditions. Uncharged capacitors 
energized at zero volts should produce virtually no transients. The synchronous closing 
technique will lower peak transient voltages to about 1.1p.u. As a result, synchronous 
closing helps to increase equipment life, reduce ground transients and minimize capacitor 
inrush. 
26 
 
A comparison of the voltage transient for a non-synchronous closing and synchronous 
closing of a capacitor bank is shown in Fig. 3.1 and Fig. 3.2.  
 
Figure 3.1: Voltage Corresponding to No-Synchronous Closing in a Capacitor Bank[22] 
 
Figure 3.2: Voltage Corresponding to Synchronous Closing in a Capacitor Bank[22] 
3.2 Modeling of an Electrical Utility System Using Simulink Software 
The power system under study is New Castle substation under Shelby Energy 
Cooperative. It is connected to 69kV on the high voltage side and is stepped down to 
12.47kV on the distribution side. The distribution system has 3 feeders and 4 capacitor 
banks placed on all the feeders.  
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Figure 3.3: Simulink Model of the Sub-Station 
The distribution feeders are named feeder 1, feeder 2, and feeder 3 accordingly. Feeder 3 
has an industrial customer, Safety Kleen, which is 4.3 miles away from the source. Due 
to the heavy inductive loads present, the industry runs with a low power factor of 0.91. 
28 
 
To avoid the penalty charge imposed by the electric utilities a switched capacitor bank of 
300kVAr has been placed 5.0miles away from the source to provide the required reactive 
power consumption of the load. As the load is an industrial customer having its peak 
consumption of reactive energy during the day, the capacitor bank is switched according 
to the time of the day. As this particular industrial customer is facing problem due to the 
transient associated with the switching of capacitor bank analysis has been made on this 
particular capacitor bank to observe the transients by closing the switch at different time 
intervals. 
The study has been conducted only on phase A, and presents the results obtained 
particularly at, 
1. Peak value of voltage which is the worst case scenario 
2. Voltage zero condition which is the best case scenario and, 
3. Near voltage zero where the sensitivity analysis has been studied. 
The controlled capacitor bank is switched into the feeder to evaluate its effect on the 
feeder. The peak transient voltages, harmonics, and the high frequency inrush currents 
that originated as a result of this switching operation near the capacitor bank and near the 
load are concentrated.  
The controlled capacitor bank switch was closed at 5.4ms where the voltage of phase A 
reaches its peak value. Fig. 3.4 shows the transient response of the three-phase voltages 
near the capacitor bank before and after the switching operation. 
 
Figure 3.4: Transient Observed Near the Capacitor Bank 
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The peak of phase A voltage reached almost 160% of its steady state. Theoretically, the 
transient should reach 200% of its steady value. In this case it reached only 160% due to 
the damping caused by impedance present in the system. The current is zero until the 
switch is closed, and then an inrush transient current from the fixed capacitor bank 
charged the controlled bank at the frequency established by the inductances of the 
conductors between the banks and the capacitances of the capacitor banks. The inrush 
currents observed during the time of capacitor energization can be seen in Fig. 3.5.   
 
Figure 3.5: Inrush Current Observed Near the Capacitor Bank 
Neglecting the system resistance, the inrush current into the capacitor can be given as Eq. 
(3.1). 
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ܸሺ0ሻ
ܼ଴
ݏ݅݊߱°ݐ 
(3.1)
Where, 
 ܼ° = √
௅
஼
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and ܸሺ0ሻ, is the difference between the source voltage and the initial voltage of the 
capacitor at the instant of energization. Fig. 3.6 shows the magnitude of inrush currents 
near the load. 
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Figure 3.6: Inrush Current near the Load 
In order to completely eliminate the over-voltages and the inrush current produced by 
energizing a capacitor bank, it is required that there be a zero voltage difference across 
the contacts of the capacitor bank switch when the contacts meet. Fig. 3.7 and Fig. 3.8 
give the voltage and current waveforms when closing the switch at voltage zero 
(t=0.05s).  The magnitudes and the period of oscillation of the transient voltages and 
currents in the circuit are reduced considerably and their peak values are closed to steady 
state values. 
 
Figure 3.7: Voltage-Zero Switching Response of Voltage Waveform 
 
Figure 3.8: Voltage-Zero Response of Current Waveform 
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Closing the switch at voltage-zero is possible only when there is a control which can 
sense that particular condition. Sensitivity analysis has been conducted to provide the 
tolerable limits of switching times where a minimum transient can be observed. Varying 
the switching time of the capacitor bank, several simulations have been carried out and 
the results obtained are determined to calculate the tolerance limits. Any transient under 
130% of the steady state voltage magnitude will not show much impact on the power 
quality. Fig. 3.9 shows a voltage transient that reaches 115% and Fig. 3.10 shows a 
transient which is 130% of the normal steady state value. 
 
Figure 3.9: 15% Transient Observed Near the Capacitor Bank 
 
Figure 3.10: Voltage Transient which is 130% of its Normal Steady State Value 
Simulating the model at different time intervals and analyzing the results, showed that 
closing the capacitor bank at zero-crossing of voltage wave would mitigate the transients 
completely from the system. As closing the switch precisely at voltage zero cannot be 
obtained, the study recommends closing the switch approximately 2.5݉ݏ before or after 
the zero-crossing is acceptable for a minimum transient. Being highly dependent upon 
equipment, system impedances and weather conditions closing times will vary for each 
capacitor bank installation. 
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Detailed analysis of the switching transient behavior has been done taking into account 
sizing of capacitor bank and timing of the switch on the feeder. The magnitude of the 
peak transient voltages and inrush currents has been observed for different time intervals 
as shown in Table 3.1 and 3.2. 
Table 3-1:  Transient Magnitudes Observed for Different Capacitor Bank Sizes 
when Switched at Different Time intervals 
Closing timings 150kVAr 
capacitor bank 
300kVAr 
capacitor bank 
600kVAr 
capacitor bank 
1200kVAr 
capacitor bank 
Zero-crossing No transient 
observed 
No transient 
observed 
No transient 
observed 
No transient 
observed 
േ2݉ݏ  1.1p.u 1.13p.u 1.16p.u 1.228p.u 
േ2.5݉ݏ 1.323p.u 1.279p.u 1.322p.u 1.353p.u 
Peak voltage 1.612p.u 1.561p.u 1.509p.u 1.51p.u 
Table 3-2:  Current Magnitudes Observed During Switching at Different Intervals 
and for Different Capacitor Bank Sizes 
Closing timings 150kVAr 
capacitor bank 
300kVAr 
capacitor bank 
600kVAr 
capacitor bank 
1200kVAr 
capacitor bank 
Zero-crossing No transient 
observed 
40.18A 73.78A 136.1A 
േ2݉ݏ 120.7A 163.9A 223.7A 308.9A 
േ2.5݉ݏ 143.7A 193.5A 260.8A 352.5A 
Peak voltage 178.9A 238.5A 310.5A 410A 
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The acceptable levels to close the capacitor bank switch have been determined on a 
300kVAr bank. When these timings are applied to study the transient behavior of a 
different size capacitor banks, it can be noticed that the peak voltages are slightly higher 
or lower than the 300kVAr capacitor bank.  Acceptable transient behavior can be 
achieved by decreasing the proposed time interval slightly. 
The magnitude of inrush current increases with the increase in capacitor bank size as can 
be observed in Table 3.2.  
Analysis has been done to determine the harmonic content present in the system. Tables 
3.3 and 3.4 show the total harmonic distortion (THD) in the voltage and current 
waveform, obtained for different size capacitor banks. From Table 3.4, it can be stated 
that the THD increases with the increase in the size of capacitor bank.  Results obtained 
from this study indicate that the distribution system is not affected with harmonics. 
Table 3-3:  Total Harmonic Distortion Present in the Voltage Waveform. 
Switch closing 
time 
150kVAr 300kVAr 600kVAr 1200kVAr 
Zero-crossing 0.37% 0.47% 0.71% 1.00% 
േ2݉ݏ 2.64% 2.75% 3.38% 3.42% 
േ2.5݉ݏ 3.19% 3.32% 4.07% 4.10% 
Voltage peak 4.12% 4.29% 5.25% 5.25% 
 
 
34 
 
Table 3-4:  Total Harmonic Distortion Present in the Current Waveform during 
Energization 
Switch closing 
time 
150kVAr 300kVAr 600kVAr 1200kVAr 
Zero-crossing 2.41% 4.12% 7.93% 10.60% 
േ2݉ݏ 16.25% 32.96% 34.69% 33.59% 
േ2.5݉ݏ 19.64% 26.73% 41.87% 40.21% 
Voltage peak 25.29% 34.46% 54.11% 52.44% 
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Chapter 4 Results 
Several switching time intervals of capacitor bank have been simulated using 
MATLAB/SIMULINK software to study the response of the transient over-voltages and 
currents and, the harmonic content present. The study has been performed on 150kVAr, 
300kVAr, 600kVAr, 1200kVAr capacitor banks. This chapter presents the results 
obtained on a 300kVAr bank. After the model was built, simulation results were 
recorded. Simulation of the model has been done to analyze the response of the transients 
by switching the capacitor bank ‘on’ at different time intervals, taking phase A in control. 
FFT analysis has been carried out by using the SIMULINK software to find the total 
harmonic distortion in the system.  
4.1 Transient observed when the capacitor bank is switched at the voltage peak 
(Worst case scenario) 
4.1.1 Response of transient at the capacitor bank. 
Fig. 4.1 and Fig. 4.2 show the transient disturbance of the 3-phase voltage and current 
waveforms of all 3 phases. As the transient is characterized by a surge of current having a 
high magnitude and a frequency as high as several hundred Hertz, it can be noticed from 
the results that the voltage reaches 60% of its normal per-unit value and the current value 
reaches 200% its normal value when the switch is closed.  
 
Figure 4.1: Transient Response of the Voltage Waveform 
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Figure 4.2: Transient Response of the Current Waveform 
Fig. 4.3, 4.4 displays the disturbance created in phase A of the voltage and current 
waveforms. Table 4.1 lists the magnitude of peak values obtained by the voltage and 
current waveforms near the capacitor bank during the time of closing the switch.  
 
Figure 4.3: Transient Response of Phase A Voltage Waveform 
 
Figure 4.4: Transient response of Phase A current waveform 
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Table 4-1: Peak Values Observed 
 
Maximum peak observed near the 
capacitor bank when switched at 
t=peak 
Voltage (phase A) 1.561 p.u 
Current (phase A) 238.5 A 
Table 4.2 gives harmonic content present in the voltage near the capacitor bank. Fig. 4.5 
gives the histogram representation of the harmonic content present in the voltage 
waveform with respect to the magnitude (% of fundamental). 
Table 4-2: Harmonic Content Present in Phase A Voltage 
Harmonic Order 
(n) 
Magnitude (% of 
fundamental)  
1 100% 
2 0.11% 
3 0.16% 
4 0.21% 
5 0.27% 
6 0.34% 
7 0.24% 
8 0.35% 
9 0.54% 
10 0.84% 
11 1.47% 
12 2.36% 
13 1.72% 
THD 4.29%
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Figure 4.5: Harmonic Content Present in the Voltage Waveform 
4.1.2 Response of the transient near the load  
Fig. 4.6 and Fig. 4.7 depict the transient disturbance observed during the simulation of all  
phases A voltage and current waveforms. It can be noticed that the transient over-voltage 
remains almost the same. Table 4.3 gives the magnitude of peak values obtained by the 
voltage and current waveforms near the load center during the time of closing the switch.
 
Figure 4.6: Transient Response of Phase A 
 
Figure 4.7: Transient Response of Phase A Current Waveform near Load 
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Table 4-3: Peak Magnitudes Observed Near the Load 
 Maximum peak observed near the load 
when switched at t=peak 
Voltage (phase A) 1.54 p.u 
Current (phase A) 81.89 A 
Table 4.4 provides amount of harmonic content and total harmonic distortion present in 
the phase A voltage and Fig. 4.8 illustrates the graphical representation of the data. 
Table 4-4: Harmonic Content Present in Phase A Voltage 
Harmonic Order
(n) 
Magnitude (% of 
fundamental) 
1 100% 
2 0.11% 
3 0.16% 
4 0.21% 
5 0.27% 
6 0.33% 
7 0.23% 
8 0.34% 
9 0.52% 
10 0.82% 
11 1.44% 
12 2.31% 
13 1.68% 
THD 4.20%
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Figure 4.8: FFT Analysis of Voltage Waveform near Load 
4.2 Transient observed when the capacitor bank is switched at the voltage zero (Best 
case scenario) 
4.2.1 Response of transient at the capacitor bank  
When the capacitor bank is switched at the zero-crossing of the voltage waveform the 
following transient disturbances are observed near the capacitor bank. It can be noticed 
that switching at the zero-crossing of the voltage waveform would result in transient free 
operation of the system. Fig. 4.9, 4.10 displays disturbance on phase A voltage and 
current waveforms. Table 4.5 lists the magnitude of transient observed.  
 
Figure 4.9: Transient Response of Phase A 
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Figure 4.10: Transient Response of Current Waveform 
Table 4-5: Results Obtained Near the Capacitor Bank 
 Maximum peak observed near the load 
when switched at t=zero-crossing 
Voltage (phase A) No transient observed 
Current (phase A) 40.16A 
Table 4.6 gives the harmonic content and total harmonic distortion present in the phase A 
voltage waveform, and Fig. 4.11 is the graphical representation of Table 4.6. 
Table 4-6: Harmonic Content Present in Voltage 
Harmonic Order
(n) 
Magnitude (% of 
fundamental) 
1 100% 
2 0.05% 
3 0.05% 
4 0.06% 
5 0.06% 
6 0.07% 
7 0.05% 
8 0.05% 
9  0.08%  
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Harmonic Order
(n)
Magnitude (% of 
fundamental)
10 0.11% 
11 0.18% 
12 0.27% 
13 0.18% 
THD 0.47%
 
Figure 4.11: FFT Analysis of Phase A Voltage Waveform 
4.2.2 Response of transient near the load  
The following data is obtained near the load when the capacitor bank is switched at zero-
crossing of the voltage. Fig. 4.12 and Fig. 4.13 are the voltage and current waveforms 
obtained near the load. Table 4.7 provides the magnitude of the peak voltage and current 
noticed.  
 
Figure 4.12: Transient Response of Voltage Waveform  
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Figure 4.13: Transient Response of Current Waveform 
Table 4-7: Results Obtained Near Load 
 Maximum peak observed near the load 
when switched at t=zero-crossing 
Voltage (phase A) No transient observed 
Current (phase A) 74.4 A 
Table 4.8 lists all the harmonic content present and it is represented graphically in Fig. 
4.14. 
Table 4-8: Harmonic content present in voltage 
Harmonic Order
(n) 
Magnitude (% of 
fundamental) 
1 100% 
2 0.05% 
3 0.05% 
4 0.05% 
5 0.06% 
6 0.06% 
7 0.05% 
8 0.05% 
9  0.05%  
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Harmonic Order
(n)
Magnitude (% of 
fundamental)
10 0.07% 
11 0.17% 
12 0.26% 
13 0.18% 
THD 0.46%
 
 
Figure 4.14: FFT Analysis of Phase A Voltage Waveform 
4.3 Sensitivity Analysis (130% of steady state value) 
4.3.1 Response of the transient near the capacitor bank 
Fig. 4.15, 4.16 represent the transient disturbance in phase A voltage and current 
waveforms. It can be observed from the simulation that the transient observed is in the 
acceptable level. Table 4.9 gives the maximum peaks of voltage and current observed 
during the impact of switching.  
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Figure 4.15: Response of Voltage Waveform Near Capacitor Bank 
 
Figure 4.16: Response of Current Waveform Near Capacitor Bank 
Table 4-9: Peak Magnitudes Observed 
 
Maximum peak observed near the load 
when switched acceptable limits 
(130%) 
Voltage (phase A) 1.295 p.u 
Current (phase A) 205.9 A 
 
Table 4.10 gives the harmonic content and total harmonic distortion present in the voltage 
waveform and is shown graphically in Fig. 4.17. 
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Table 4-10: Harmonic Content Present in Voltage 
Harmonic Order
(n) 
Magnitude (% of 
fundamental) 
1 100% 
2 0.13% 
3 0.17% 
4 0.20% 
5 0.26% 
6 0.32% 
7 0.22% 
8 0.32% 
9 0.49% 
10 0.76% 
11 1.33% 
12 2.13% 
13 1.55% 
THD 3.87%
 
 
Figure 4.17: FFT Analysis of 30% Tolerable Limit Transient Disturbance of Voltage near   
Capbank 
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4.3.2  Transient response near the load 
Fig. 4.25 and 4.26 show the transient response of the voltage and current waveforms. 
Table 4.11 lists the peak magnitudes observed.  
 
Figure 4.18: Transient Response of Voltage Waveform near Load 
 
Figure 4.19: Transient Response of Current Waveform near Load 
Table 4-11: Results Obtained Near the Load 
 Maximum peak observed near the load 
when switched at acceptable limits 
(130%) 
Voltage (phase A) 1.279 p.u 
Current (phase A) 79.5 A 
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Table 4.12 gives the harmonic content and Fig. 4.27 shows the graphical representation 
of the data. 
Table 4-12: Harmonic Content Present in Voltage 
Harmonic Order
(n) 
Magnitude (% of 
fundamental) 
1 100% 
2 0.13% 
3 0.17% 
4 0.19% 
5 0.25% 
6 0.31% 
7 0.21% 
8 0.31% 
9 0.48% 
10 0.75% 
11 1.30% 
12 2.08% 
13 1.52% 
THD 3.78%
 
 
Figure 4.20: FFT Analysis of 30% Tolerable Limit Transient Disturbance of Voltage near 
Load 
0.11%0.16%
0.21%0.27%
0.33%
0.23%
0.34%0.52%
0.82%
1.44%
2.31%
1.68%
0.00%
0.50%
1.00%
1.50%
2.00%
2.50%
2 3 4 5 6 7 8 9 10 11 12 13
M
ag
ni
tu
de
 
(%
of
 fu
nd
am
en
ta
l
Harmonic Order
THD = 3.78%
49 
 
4.4 Sensitivity Analysis (110% of steady state value) 
4.4.1 Response of transient near capacitor bank 
Fig. 4.21 and 4.22 shows the transient levels of the voltage and current waveforms near 
the capacitor bank. Table 4.13 gives the values obtained during the impact of switching. 
 
Figure 4.21: Response of Phase A Voltage Waveform near Capbank
 
Figure 4.22: Transient at Current Waveform near the Capacitor Bank 
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Table 4-13: Resultant Peaks Observed Near Capacitor Bank 
 Maximum peak observed near the load 
when switched at acceptable limits 
(110%) 
Voltage (phase A) 1.15 p.u 
Current (phase A) 185.3 A 
Fig. 4.23 gives the histogram of the data presented in table 4.14. 
Table 4-14: Harmonic Content Present in Voltage 
 
Harmonic Order 
(n) 
Magnitude (% of 
fundamental)  
1 100% 
2 0.05% 
3 0.08% 
4 0.12% 
5 0.16% 
6 0.21% 
7 0.15% 
8 0.22% 
9 0.34% 
10 0.53% 
11 0.94% 
12 1.51% 
13 1.11% 
THD 2.75%
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Figure 4.23: FFT Analysis of Transient Disturbance of Voltage Waveform near Capbank 
4.4.2 Transient response observed near load 
Fig. 4.24 and 4.25 show the response of phase A voltage and current waveforms near the 
capacitor bank. 
 
Figure 4.24: Transient Response of Voltage Waveform near Load 
 
Figure 4.25: Transient Response of Voltage Waveform near Load 
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Table 4-15: Results Obtained Near Load 
 Maximum peak observed near the load 
when switched at acceptable limits 
(110%) 
Voltage (phase A) 1.124 p.u 
Current (phase A) 72.12 A 
Fig. 4.26 gives the histogram of the data presented in table 4.14. 
Table 4-16: Harmonic Content Present in Voltage 
Harmonic Order
(n) 
Magnitude (% of 
fundamental) 
1 100% 
2 0.05% 
3 0.08% 
4 0.11% 
5 0.16% 
6 0.21% 
7 0.15% 
8 0.21% 
9 0.33% 
10 0.52% 
11 0.92% 
12 1.09% 
13 0.74% 
THD 2.69%
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Figure 4.26: FFT Analysis of Transient Disturbance of Voltage Waveform near Load 
Table 4.17 gives the acceptable timings of a switching to occur where a minimum 
transient can be observed.   
Table 4-17: Acceptable Time Range where the Transient can be Minimum 
130% of the steady state voltage േ2.5݉ݏ 
110% of the steady state voltage േ2݉ݏ 
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Figure 5.4: Flowchart Representation of the Algorithm 
STEP 1:  Receive a trip command from the utility dispatch center.  
STEP 2:  Start monitoring the feeder voltage obtained from the potential transformer.  
STEP 3:  Check for voltage-zero condition. 
STEP 4:  If the condition is matched, send a trip signal to vacuum switch to open/close 
the capacitor bank. 
STEP 5:  Record the magnitude of the transient voltage after the switch is closed. 
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STEP 6:  Cross-check if the voltage transient is within the acceptable range, and if 
necessary adjust close time accordingly.  
5.2 Switching time control of a Capacitor bank   
Chapter 3 presented the Simulink model of a distribution system. The capacitor bank is 
connected to the distribution system via a three-phase circuit breaker. The switching time 
of the vacuum switch is a user control and the switch is closed instantaneously at the user 
specified time. The effect of closing the switch at various points over the voltage 
waveform has been analyzed in the previous chapters. Closing the switch at high voltages 
has resulted in significant transients in the system, which is detrimental to the 
performance of connected electrical components.  
A Matlab program is developed to control the switching time of the vacuum switch. The 
program is integrated with the Simulink based distribution system using Level-2 M file 
S-function. The program takes a user specified switching time and closes the three-phase 
circuit breaker near zero voltage.  
A Simulink model of a feeder of the distribution system with integrated S-function block 
is shown in Figure. 5.5. A single feeder is considered to focus on the added blocks in the 
system.         
 
Figure 5.5: Feeder 3 of the Distribution System Model 
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The input for the S-function block is the voltage waveform from the three-phase V-I 
measurements block. The user specified switching time is passed to the program using 
the parameters field of the S-function block. Output of the S-function block is a series of 
logic bits which drives the ‘COM’ port of the three-phase circuit breaker. To allow 
external control of three-phase circuit breaker, ‘External control of switching times’ 
block is checked in the three-phase circuit breaker parameters. 
The Matlab program inside the S-function block continuously monitors the voltage of the 
system. The program uses a counter to keep track of present time (‘prestime’). The 
program reads the user specified switching time and outputs a zero signal as long as 
present time is less than user specified switching time. Once present time is equal to user 
specified switching time the program checks if the magnitude at that particular sample is 
less than a predefined constant value. If, the condition is not satisfied the S-function 
block still outputs a zero. Once the above condition is satisfied the S-function block 
outputs a one, which closes the vacuum switch and there by connects the capacitor bank 
to the distribution system.       
The MATLAB code written for implementing the algorithm is presented in the appendix. 
5.3 Results  
The algorithm is implemented in the three-phase distribution system presented in 
Chapter.3. In the real world distribution system, the voltage waveform consists of very 
few samples per cycle and hence to validate the code, it has been tested at several 
different sampling rates and the results obtained are compared to the results obtained 
using instantaneous closing of the circuit breaker.   
5.3.1 Considering 8 samples per cycle 
Fig 5.6 shows the system voltage when the closing time of circuit breaker is not 
controlled. The switch is closed at 0.054 sec when voltage is very high. The resulting 
transients in the system can be clearly observed in the Fig. 5.7   
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Figure 5.6: Response of the Switching Transient when the Closing Time is not 
Monitored 
Fig 5.7 shows the system voltage when the closing time of circuit breaker is controlled, 
using the algorithm specified in section 5.2. Similar to the previous case the user 
switching time is considered as 0.054 sec. The algorithm monitors the system voltage at 
that time and since the voltage is very high the switch is not closed at 0.054 sec. The 
switch is closed near zero crossing at 0.060 sec. The resulting transients in the system are 
significantly reduced when compared to Fig 5.6. The switch is not closed at the exact 
zero crossing because of a large sampling time.    
 
Figure 5.7: Response of the Transient when the losing Time is Monitored 
The time output of the S-Function is shown below in Fig 5.8. The switch is open when 
the com input is 0 and closed when the com input is 1. As shown in the graph below the 
switch changes from 0 to 1 at 0.06032s. 
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Figure 5.8: Time Output of S-Function 
5.3.2 Considering 12 samples per cycle 
Fig 5.9 shows the system voltage when the closing time of circuit breaker is not 
controlled. The switch is closed at 0.054 sec when voltage is very high. The resulting 
transients in the system can be clearly observed in the figure.   
 
Figure 5.9: Response of the Switching Transient when the Closing Time is not 
Monitored 
Fig 5.10 shows the system voltage when the closing time of circuit breaker is controlled. 
Similar to the previous case the user switching time is considered as 0.054 sec. The 
algorithm monitors the system voltage at that time and since the voltage is very high the 
switch is not closed at 0.054 sec. The switch is closed near zero crossing at 0.05977 sec. 
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The resulting transients in the system are significantly reduced when compared to Fig. 
5.9. The switch is not closed at the exact zero crossing because of a large sampling time.  
   
Figure 5.10: Response of the Switching Transient when the Closing Time is 
Monitored 
The time output of the S-Function is shown below in Fig 5.11. As shown in the graph 
below the switch changes from 0 to 1 at 0.05977s. 
 
Figure 5.11: Time Response of S-Function 
5.3.3 Considering16 samples per cycle 
Fig 5.12 shows the system voltage when the closing time of circuit breaker is not 
controlled. The switch is closed at 0.054 sec when voltage is very high. The resulting 
transients in the system can be clearly observed in the figure.   
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Figure 5.12: Response of the Switching Transient when the Closing Time is not 
Monitored 
Fig 5.13 shows the system voltage when the closing time of circuit breaker is controlled. 
The algorithm monitors the system voltage at that time and since the voltage is very high 
the switch is not closed at 0.054 sec. The switch is closed near zero crossing at 
0.05939sec. The resulting transients in the system are significantly reduced when 
compared to Fig 5.12. The switch is not closed at the exact zero crossing because of a 
large sampling time.    
 
Figure 5.13: Response of the Switching Transient when the Closing Time is 
Monitored 
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The time output of the S-Function is shown below in Fig 5.14. The switch is open when 
the com input is 0 and closed when the com input is 1. As shown in the graph below the 
switch changes from 0 to 1 at 0.05939s. 
 
Figure 5.14: Time Response of S-Function 
Comparing the results obtained it can be noted that, controlling the switching time of the 
three-phase circuit breaker has resulted in significantly less transients in the system. Also, 
increasing the sample rate has shifted the switch closing time closer to zero and there by 
reduces the switching transients.    
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Chapter 6 Conclusion and Future Work 
This thesis has discussed the importance of voltage zero-closing technique to mitigate the 
transients associated with the switching of capacitor banks. Sensitivity analysis is 
performed on the Simulink model of the distribution system to find the acceptable time 
range where the transients are acceptable. FFT analysis is carried out to check the 
harmonic distortion present in the Simulink model and the results obtain indicate that the 
model is free from harmonics. A MATLAB code is developed such that the vacuum 
switch interactively closes at voltage zero irrespective of the time given by the user. All 
of this analysis has done taking into account a real substation and modeling it using 
Simulink software. 
The code has been tested digitally with several different sampling times to observe the 
closing time of the switch does not cross the acceptable time limit that is obtained by the 
sensitivity analysis conducted on the model. The resulting waveforms are compared with 
the signals that are not monitored for voltage zero. As the three phases are equally 
displaced by an angle 120°, synchronous closing can be obtained when the vacuum 
switch closes at 120° out of time with respect to each phase. 
As for the follow up, the future research will be focused on developing the algorithm and 
practically implementing in the field, taking into consideration the repetitive capability of 
the switching mechanism, condition of the interrupting medium and the contacts, the 
control voltage, and the ambient temperature at the time of operation.  
It should be noted that the switch is a mechanical device and wears out with time. 
Closing the switch at voltage-zero is practically possible only when all the above 
mentioned factors are taken into consideration. The switching tolerance times that are 
obtained by the sensitivity analysis can be used to adjust the closing time of the switch 
accordingly.  
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Appendix: 
Table I: Transient Response of Voltage observed near the capacitor bank when the 
capacitor bank is switched at different time intervals.  
Timing of the 
capacitor bank 
switch closed in 
Seconds 
Voltage Transients 
observed on 
300kVAr bank in 
p.u 
Voltage transients 
observed on 
600kVAr bank in 
p.u 
Voltage transients 
observed on 
1200kVAr bank in 
p.u 
0.05 (Zero-
Crossing) 
-0.0614 -0.06 -0.04 
0.051 0.9 0.95 0.9089 
0.5125  0.096 0.9965 0.98 
0.052 (120% of 
steady state value 
observed) 
1.15 1.167 1.228 
0.0525 (130% of 
steady state value 
observed) 
1.3 1.321 1.35 
0.053 1.436 1.429 1.437 
0.05325 1.496 1.472 1.46 
0.05375 1.553 1.509 1.475 
0.054 1.546 1.508 1.462 
0.05425 (peak 
transient observed) 
1.555 
 
1.493 
 
1.438 
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Timing of the 
capacitor bank 
switch closed in 
Seconds 
Voltage Transients 
observed on 
300kVAr bank in 
p.u 
Voltage transients 
observed on 
600kVAr bank in 
p.u 
Voltage transients 
observed on 
1200kVAr bank in 
p.u 
0.05475 1.502 1.424 1.355 
0.055 1.452 1.381 1.297 (130% of the 
steady state value) 
0.05525 1.395 1.313 1.229 
0.05555 1.307 (130% of 
steady state value) 
1.225 1.132 (110% of the 
steady state value) 
0.05575 1.239 1.158 1.059 
0.056 1.103 1.059 0.9635 
    
0.05625 1.03 0.96 0.8585 
0.057 0.633 0.6106 0.5164 
0.059 -0.018 -0.15 -0.02 
0.06 -0.9962 -1.04 -1.127 
0.06025 -1.097 (110% of 
steady state value) 
-1.136 -1.204 (120% of 
steady state value) 
0.06055 -1.13 -1,234 -1.286 (130% of 
steady state value) 
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Timing of the 
capacitor bank 
switch closed in 
Seconds 
Voltage Transients 
observed on 
300kVAr bank in 
p.u 
Voltage transients 
observed on 
600kVAr bank in 
p.u 
Voltage transients 
observed on 
1200kVAr bank in 
p.u 
0.06075 -1.2 (120% of 
steady state value) 
-1.296 (130% of 
steady state value) 
-1.335 
0.061 -1.356 -1.363 -1.385 
0.06125 -1.429 -1.418 -1.424 
0.06155 -1.491 -1.468 -1.458 
0.06175 -1.521 -1.49 -1.471 
0.062 -1.53 -1.503 -1.473 (peak 
transient observed) 
0.06225  -1.56 (peak transient 
observed) 
-1.51 (peak transient 
observed) 
-1.469 
0.06275 -1.548 -1.476 -1.414 
0.063 -1.507 -1.446 -1.372 
0.064 -1.273 (130% of 
steady state value) 
-1.186 (120% of the 
steady state value)  
-1.109 (110% 
steady state value) 
0.0645 
 
-1.086 (110% of 
steady state value) 
 
-0.9898 
 
-0.89 
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Timing of the 
capacitor bank 
switch closed in 
Seconds 
Voltage Transients 
observed on 
300kVAr bank in 
p.u 
Voltage transients 
observed on 
600kVAr bank in 
p.u 
Voltage transients 
observed on 
1200kVAr bank in 
p.u 
0.06475 -0.9644 -0.8877 -0.7864 
0.065 -0.8601 -0.7713 -0.6722 
0.06525 -0.7291 -0.6476 -0.5546 
0.06555 -0.01239 -0.0062 -0.002675 
0.06575 -0.01065 -0.005345 -0.002675 
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MATLAB Code 
function zerocrossdet(block) 
  
setup(block); 
   
%endfunction 
  
function setup(block) 
  
  % Register parameters 
  block.NumDialogPrms     = 3;  
   
  % Register number of ports 
  block.NumInputPorts  = 1; 
  block.NumOutputPorts = 1; 
   
  % Setup port properties to be inherited or dynamic 
  block.SetPreCompInpPortInfoToDynamic; 
  block.SetPreCompOutPortInfoToDynamic; 
  
  block.InputPort(1).Dimensions        = 1; 
  block.InputPort(1).DirectFeedthrough = false; 
   
  block.OutputPort(1).Dimensions       = 1; 
   
    block.SampleTimes = [0.00139 0];   
    %block.InputPort(1).SampleTime = [0.00139 0]; 
  %block.OutputPort(1).SampleTime = [0.00139 0]; 
   
%% Register block methods (through MATLAB function handles)  
   
  block.RegBlockMethod('PostPropagationSetup', @DoPostPropSetup); 
  block.RegBlockMethod('Start', @Start); 
  block.RegBlockMethod('Outputs', @Output); 
  block.RegBlockMethod('Update', @Update); 
  
%% DoPostPropSetup 
  
function DoPostPropSetup(block) 
  
  %% Setup Dwork 
  block.NumDworks = 4; 
   
  % The first work vector stores the close time specified by user 
  block.Dwork(1).Name = 'user_closetime';  
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  block.Dwork(1).Dimensions      = 1; 
  block.Dwork(1).DatatypeID      = 0; 
  block.Dwork(1).Complexity      = 'Real'; 
  block.Dwork(1).UsedAsDiscState = true; 
   
  % The first work vector stores the current time 
  block.Dwork(2).Name = 'prestime';  
  block.Dwork(2).Dimensions      = 1; 
  block.Dwork(2).DatatypeID      = 0; 
  block.Dwork(2).Complexity      = 'Real'; 
  block.Dwork(2).UsedAsDiscState = true; 
   
  block.Dwork(3).Name = 'flag1';  
  block.Dwork(3).Dimensions      = 1; 
  block.Dwork(3).DatatypeID      = 0; 
  block.Dwork(3).Complexity      = 'Real'; 
  block.Dwork(3).UsedAsDiscState = true; 
   
  % The first work vector stores the output control signal sent to the 
  % switch 
  block.Dwork(4).Name = 'com';  
  block.Dwork(4).Dimensions      = 1; 
  block.Dwork(4).DatatypeID      = 0; 
  block.Dwork(4).Complexity      = 'Real'; 
  block.Dwork(4).UsedAsDiscState = true; 
   
%endfunction 
  
%% Start 
function Start(block) 
  
% Populate the Dwork vectors 
block.Dwork(1).Data = block.DialogPrm(1).Data; 
block.Dwork(2).Data = (block.DialogPrm(2).Data); 
block.Dwork(3).Data = (block.DialogPrm(3).Data); 
  
% end function 
  
%% Output 
  
function Output(block) 
   
  block.OutputPort(1).Data = block.Dwork(4).Data; 
  disp('output control data'); disp(block.OutputPort(1).Data); 
  
%% Update 
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function Update(block) 
  
% if time is < user switching time control switch is open 
if block.Dwork(2).Data < block.Dwork(1).Data 
    block.Dwork(4).Data = 0; 
    block.Dwork(2).Data = block.Dwork(2).Data + 0.00139; 
     
% if time is >= user switching time control switch can be closed     
else 
    % if flag is set i.e if switch is already closed control signal is 1 
    if block.Dwork(3).Data == 1 
        block.Dwork(4).Data = 1; 
        block.Dwork(2).Data = block.Dwork(2).Data + 0.00139; 
         
    elseif (abs(block.InputPort(1).Data) < 0.05)&& block.Dwork(3).Data == 0 % let say 
0.05 
        block.Dwork(4).Data = 1; 
        block.Dwork(2).Data = block.Dwork(2).Data + 0.00139; 
        block.Dwork(3).Data = 1; 
         
    else 
        block.Dwork(4).Data = 0; 
        block.Dwork(2).Data = block.Dwork(2).Data + 0.00139; 
    end 
end          
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